Pro AV Catalog
 
Request Information
All Products

3.2Gbps Quad Buffer Multiplexer/Demultiplexer

Model: AD8159

  • Port level 2:1 mux/1:2 demux
  • Each port consists of 4 lanes
  • Each lane runs from dc to 3.2 Gbps, independent of the other lanes
  • Compensates over 40 inches of FR4 at 3.2Gbps through 2 levels of input equalization or 4 levels of output pre-emphasis
  • Accepts ac- or dc-coupled differential CML inputs
Compare
Project List
Product Info
Tech Specs
Documents
The AD8159 is an asynchronous, protocol agnostic, quad-lane 2:1 switch with 12 differential PECL-/CML-compatible inputs and 12 differential CML outputs. The operation of this product is optimized for NRZ signaling with data rates of up to 3.2 Gbps per lane. Each lane offers two levels of input equalization and four levels of output pre-emphasis.

The AD8159 consists of four multiplexers and four demultiplexers, one per lane. Each port is a four-lane link, and each lane runs up to a 3.2 Gbps data rate, independent of the other lanes. The lanes are switched independently using the four select pins, SEL[3:0]; each select pin controls one lane of the port. The AD8159 has low latency and very low lane-to-lane skew.

The main application of the AD8159 is to support redundancy on both the backplane side and the line interface side of a serial link. The device has unicast and bicast capability; therefore, it can be configured to support either 1 + 1 or 1:1 redundancy.

The AD8159 supports reversing of the output and input pins on one of its ports, which helps to connect two ASICs with opposite pinouts.

The AD8159 is also used for testing high speed serial links by duplicating incoming data and sending it to the destination port and to the test equipment simultaneously.

  • Port level 2:1 mux/1:2 demux
  • Each port consists of 4 lanes
  • Each lane runs from dc to 3.2 Gbps, independent of the other lanes
  • Compensates over 40 inches of FR4 at 3.2Gbps through 2 levels of input equalization or 4 levels of output pre-emphasis
  • Accepts ac- or dc-coupled differential CML inputs
  • Low deterministic jitter, typically 20ps p-p
  • Low random jitter, typically 1ps rms
  • On-chip termination
  • Reversible inputs and outputs on one port
  • Unicast or bicast on 1:2 demux function
  • Port level loopback capability
  • Single lane switching capability
  • 3.3V core supply
  • Flexible I/O supply down to 2.5V
  • Low power, typically 1W in basic configuration
  • 100-lead TQFP_EP
  • -40°C to +85°C operating temperature range
  • Applications:
    • Low cost redundancy switch
    • SONET OC-48/SDH-16 and lower data rates
    • XAUI (10 gigabit Ethernet) over backplane
    • Gigabit Ethernet over backplane
    • Fibre Channel 1.06 Gbps and 2.125 Gbps over backplane
 
Request Information
 

Suggested Products